STRJ WORKSHOP 2014 March 7, 2014, Shinagawa KOKUYO HALL



EUVリソグラフィ: その進展とさらなる微細化への取り組み

EUV Lithography: Progress and Further Extendibility

(株)EUVL基盤開発センター

森 一朗



EUVL Infrastructure Development Center, Inc.

Outline of Presentation



- Introduction
 - Device trends & Lithography prospect
- EIDEC project
 - Basic concept & Scheme
- Actinic blank inspection
- Patterned mask inspection
- EUV resist materials and process
- EUV resist outgassing control
- Summary

A fundamental enabler of device downscaling



Miniaturization of semiconductor devices supports the growth of semiconductor industry and lithography remains a fundamental enabler of this downscaling.

Lithography Prospect



EUVL will be the main stream technology from cost and extendibility viewpoints.



Logic: 50% scaling for 10 nm node only with EUV Shrink limited to ~25% using immersion due to layout restrictions and litho performance



Martin van den Brink, "Continuing to Shrink: Next-Generation Lithography- Progress and Prospects," ISSCC 2013 Plenary Session, Feb., 2013 http://isscc.org/media/2013/plenary/Martin van den Brink/StandardPlayer.html?plugin=Silverlight

Work in Progress - Do not publish

STRJ WS: March 7, 2014, 特別講演

5



2013 International Symposium on Extreme 2009-2013 EUV Focus Areas 22nm HP Insertion

Toyama, Japan ● 6 - 10 October, 2013

2009 / 22hp	2010 / 22hp	2011 / 22hp	2012 / 22hp	2013 / 22hp
1. Mask yield & defect inspection/review infrastructure	1. Mask yield & defect inspection/review infrastructure	1. Long-term reliable source operation with 200 W at IF*	1. Long-term reliable source operation with a. 200 W at IF in 2014 b. 500 W-1,000 W in 2016	1. Long-term reliable source operation with a. 125 W at IF in 2014 b. 250 W in 2015
2. Long-term reliable source operation with 200 W at IF	1. Long-term reliable source operation with 200 W at IF	2. Mask yield & defect inspection/review infrastructure	2. Mask yield & defect inspection/review infrastructure	2. Mask yield & defect inspection/review infrastructure
3. Resist resolution, sensitivity & LER met simultaneously	2. Resist resolution, sensitivity & LER met simultaneously	3. Resist resolution, sensitivity & LER met simultaneously	3. Resist resolution, sensitivity & LER met simultaneously	3. Keeping mask defect free - Availability of pellicle mtg HVM reg't - Minimize defect adders during use
EUVL manufacturing integration	EUVL manufacturing integration	EUVL manufacturing integration	EUVL manufacturing integration	4. Resist resolution, sensitivity & LER met simultaneously

2013 EUVL Symposium

10

Challenges in EUVL for HVM Introduction and Extendibility



7

STRJ WS: March 7, 2014, 特別講演

- We still face several challenges in preparing for HVM.
- Extendibility of EUVL for future technology generations also needs to be focused because it will take a large amount of time and cost to develop <u>novel material platform</u> and build up <u>mask infrastructure</u>.



EIDEC project





Work in Progress - Do not publish

STRJ WS: March 7, 2014, 特別講演 8

Technology





Development programs





 DSA research
 Material evaluation for high x parameter
 Process (Guide patterning, Anneal, Pattern transfer, Integration)
 3-dimentional nanostructure analysis
 Simulation

Work in Progress - Do not publish

Approach for "Effective" Phase Defect-free Blank





Work in Progress - Do not publish

ABI consistent development strategy

Pit defect

substrate

Multilayers

substrate





Proto by MIRAI-Selete(2006-2010) full mask area ABI inspection



HVM by EIDEC(2011-2015) ABI for hp16nm HVM w/Lasertec

-Development target-1nmH/50nmW detection in 45 min. scan

POC by MIRAI I, II (2001-2005) feasibility of ABI, dark field ABI by AIST & ASET

Work in Progress - Do not publish

Blank Inspection & related technology update



Impact of phase defect shape on ABI signal intensity and wafer printing



N. Takagi et al., "Experimental verification of effect of phase defect shape on ABI signal intensity," 9048-73, SPIE 2014

Work in Progress - Do not publish



Y. Kim et al., "Analysis of phase defect effect on contact hole pattern using a programmed phase defect in EUVL mask," 9048-97, SPIE 2014

Defect location accuracy of Lasertec-ABI





Worst case: 17.17 nm 3s

T. Murachi et al., "Improvement of defect mitigation with EUV Actinic Blank Inspection Prototype for 16 nm hp," 9048-71, SPIE 2014

Phase defect printability prediction







T. Terasawa et al., "Accuracy verification of phase defect printability prediction with various defect shape models," 2013 International Symposium on Extreme Ultraviolet Lithography, Toyama, Oct., 2013

Work in Progress - Do not publish



Patterned Mask Inspection



Work in Progress - Do not publish



Patterned Mask Inspection

Overview of the system



Captured images



Calculated die-to-die-image

64 nm dense lines (hp 16 nm @mask)





Extrusion defects





Intrusion defects

- ✓ Performance verification of novel projection electron microscope (PEM) inspection system is in progress
- Resolved images of 64 nm dense lines (hp 16 nm) and
 44 nm lines (hp 11 nm) were acquired
- Capturing the defects of 16 nm in size was verified by computer simulation



Challenges for EUV resist materials

- ✓ Improve resist meeting resolution, line edge roughness (LER) and sensitivity (RLS trade-off)
- ✓ Realize novel resist platform for 11 nm and sub 10 nm patterning
- Make it clear where resist sensitivity limitation is
 Can resist community reduce burden of EUV source community?
- For all challenges, to understand mechanism occurring in resist pattern formation is needed.



Work in Progress - Do not publish

Present status of resist development in EIDEC



Ultimate resolution by SFET



	Positive-tone	Negative-tone		DIW	Surfactant Rinse
			Resolution	26	24
Resolution	16 nm	17 nm	(nm)	20	
			Sensitivity (mJ/cm2)	20.0	19.4
Top-Down SEM Image (Mag. 300k)			30nm L/S after Rinse (LWR)	(6.2nm)	(6.2nm)
SFET Illumination : X-dipole Resist Thickness : 35nm			30nm L/S after Post Rinse Bake (LWR)	(6.6nm)	(4.8nm)

- The ultimate resolutions of hp 16 nm & hp 17 nm have achieved by chemical amplified positive and negative resists respectively.
- Combining surfactant rinse solution with post rinse bake shows further improvement of LWR by smoothing effect.

Fundamental approaches in EIDEC

✓ Draw up guideline for resist material design and process development



Work in Progress - Do not publish

Stochastic effect simulation



23 nm LS pattern at 16 mJ cm⁻² exposure



- \checkmark The standard deviation (s) of absorbed photons is significantly larger than the average value.
- ✓ The ratio of s to the average value was decreased after acid generation because a single EUV photon produce approximately 2 acid molecules.
- \checkmark The ratio of s to the average was further decreased after the acid catalytic reaction.

Ref.: T. Kozawa et al., "Analysis of Stochastic Effect in Line-and-Space Patterns Fabricated by Extreme Ultraviolet Lithography", 2012 EUVL symposium

Work in Progress - Do not publish

Concept of resist characterization



Ref.: T. Kozawa et al., "Stochastic Effects in Resist Processes of Extreme Ultraviolet Lithography", 2013 EUVL symposium

Work in Progress - Do not publish

Early results: Dissolution characteristics of various EUV resist types

Pattern size: 32nm I/L Developer: 1/20 diluted TMAH



Work in Progress - Do not publish

In situ analysis of pattern formation during development



(*) RIBM: Research Institute of Biomolecule Metrology

Real-time analysis of resist pattern formation during dissolution realized.

Work in Progress - Do not publish

by RIBM (*)

<10nm

Scan area

Scan Speed Cantilever

(radius of curvature)

Analysis module



Pattern formation at organic solvent vs. typical alkali developer at 32 nm hp L/S pattern

Dissolution in organic solvent



NTD: Dev. Solution: nBA

Dissolution in alkali solution



PTD: Dev. Solution: TMAH 2.38%

NTD: Smooth line edge roughness & Smooth top roughness

- PTD: Dissolution is affected by the image quality exposed on the resist film (from the exposure tool) and effectiveness / uniformity of the resulting chemical reactions from exposure.
- NTD: Dissolution is mostly affected only by the dissolvability of the resist film in the applied solvent.

EUVレジストアウトガス計測制御技術開発





Cleanable contamination	Non cleanable contamination		
許容値(コンタミ膜厚): 3 nm 以下	許容値(ミラー反射率低下): 0.16%以下		
生産性を考慮したメンテナンス時間内に実施されるミラー 洗浄で除去可能なコンタミ膜厚に対して、レジストアウトガ スの寄与率を勘案して設定。	30,000時間露光した場合の光学系全体の反射率低下 を10%以下に抑えるように、レジストアウトガスの寄与 率を勘案して設定。		

Cumulative Number of Commercial Samples

Set of the set of the

Cleanable

Contamination Thickness



Non-Cleanable

Work in Progress - Do not publish

Model Resist Outgassing mechanism (Cleanable): Contribution of each component



~70% of the Contamination Thickness is by PAG component

Model Resist Outgassing mechanism (Non-Cleanable): SII Influences to permanent reflectivity loss



- <u>lodine</u> is most critical element for permanent reflectivity loss.
- <u>Sulfur</u> should also be carefully managed if used in high amount.

Work in Progress - Do not publish

Summary



- Lithography remains an enabler of miniaturization of semiconductor devices.
- EUV lithography will be the main stream technology from the viewpoint of cost and extendibility.
- The source no doubt needs to increase in power dramatically with sufficient stability.
- EIDEC project was launched on the basis of the globally open concept.
- The phase defect sensitivity specification of the ABI tool for hp 16 nm generation has been confirmed.
- Performance verification of the novel PMI with projection electron microscope (PEM) is in progress
- There is incremental improvement in resist meeting resolution and sensitivity for HVM insertion. Progress in LER/LWR will be still needed.
- Mechanism occurring in resist pattern formation such as stochastic effect and dissolution behavior is becoming understandable
- EB-based resist outgassing evaluation method is being verified.
- Industrial and academic concurrent-approach will drive EUVL extendibility.

Acknowledgments



• Many thanks to:

- Prof. T. Kozawa, Osaka university
- Prof. H. Kinoshita & Prof. T. Watanabe, University of Hyogo
- Committee members of EIDEC stock holders and JDP partners for their supports
- EIDEC project is supported by Ministry of Economy, Trade and Industry (METI) and New Energy and Industrial Technology Development Organization (NEDO)