

WG12: Emerging Research Devices (ERD)

新探究デバイス

—Beyond CMOS候補の位置付けと研究動向—

平本俊郎

東京大学生産技術研究所

1. 日本のERD-WGの位置付け
2. ERDのスコープと目的
3. 2009年版の概要: ロジック, メモリ
4. ロジック・メモリデバイスの評価
5. カーボンベースナノエレクトロニクス
6. まとめ


用語集

BISFET	Bilayer PseudoSpin Field-Effect Transistor
CNT	Carbon Nanotube
ERD	Emerging Research Device
ERM	Emerging Research Material
FET	Field Effect Transistor
GNR	Graphene Nano Ribbon
INC	International Nanotechnology Conference
IPWGN	International Planning WG for Nanoelectronics
MRAM	Magnetic RAM
NEMS	Nano Electro Mechanical Systems
NW	Nano Wire
PCM	Phase Change Memory
QCA	Quantum Cellular Automata
SET	Single Electron Transistor
STT	Spin Torque Transfer

ERD-WGの位置付け

Int. Tech. Roadmap for Semicond.


Int. Nanotechnology Conference



WG12構成メンバー

リーダー:	平本俊郎(東大)
サブリーダー	内田 建(東工大)
幹事:	木下敦寛(東芝)
企業:	佐藤信太郎(富士通) 川端清司(ルネサス)
	小瀧 浩(シャープ) 林 重徳(パナソニック)
	白根 昌之(NEC) 屋上公二郎(ソニー)
特別委員:	高木信一(東大) 和田恭雄(東洋大)
	秋永広幸(産総研) 浅井哲也(北大)
	日高睦夫(ISTEC) 伊藤公平(慶應大)
	長谷川剛(NIMS) 菅原 聡(東工大)
	ペパー フェルディナンド(NICT)
	藤原 聡(NTT) 河村誠一郎(JST)
	栗野祐二(慶應大学)


2003年版までのERDのスコープ



Bulk CMOS

Double-Gate CMOS


New Memory and Logic Technologies



New Architecture Technologies


Emerging Information Processing Concepts

2005年版ERDのスコープ




新材料

新メモリとロジック技術




Nanotubes




Molecular devices

0



1



Spin states

新アーキテクチャ技術

新情報処理のコンセプト
「Beyond CMOS」


求められる機能

- 要求される特性:

- スケーラビリティ
- 性能
- エネルギー効率
- 利得
- 信頼性
- 室温動作

- 望まれる特性:

- CMOSプロセスとの互換性
- CMOSアーキテクチャとの互換性



他の状態変数

(電荷だけでなく)

- スピン状態
- 分子状態
- 強相関電子状態
- 位相状態
- 量子状態
- 磁気単一量子磁束
- 機械的変形
- ダイポール

ERDの目的







1. 新材料導入, 異種デバイス集積化等によるCMOSプラットフォームの延長.
2. 原理の全く異なるデバイスによる情報処理技術の変革.

最近の動き

1. 2005年版では新原理デバイス(Beyond CMOS)が主流.
2. 日本の主張により2007年版からCMOSとの融合を強調.
3. 2009年版でさらにその流れが強まる.
4. 2008年7月にBeyond CMOSの絞り込みの議論.
5. 2010年4月にはメモリの絞り込みの議論を行う予定.







2007 ITRS ERD

CMOS Scaling & Replacement Devices (1st)


Device							
	FET	CMOS Extension 低次元構造	CMOS Extension III-V チャネル	単電子 トランジ スタ	分子	強磁性ロジ ック	スピントラ ンジスタ
	Ref.	CMOS Extension		Beyond CMOS			
Types	Si CMOS	<ul style="list-style-type: none"> •CNT FET •NW FET •NW hetero-structures •Nanoribbon transistors 	<ul style="list-style-type: none"> •III-V compound semiconductor channel replacement 	SET	<ul style="list-style-type: none"> •2-terminal •3-terminal FET •3-terminal bipolar transistor •NEMS •Molecular QCA 	<ul style="list-style-type: none"> •Moving domain wall •Hybrid Hall effect •Magnetic Resistive Element •M: QCA 	<ul style="list-style-type: none"> •Spin Gain transistor •HMF Spin MOSFET •Spin Torque Transistor
Supported Architectures	Conventional	Conventional	Conventional	Threshold logic	Memory-based QCA	Lithographically defined	conventional

2007 ITRS Winter Public Conference, 5 December 2007, Makuhari Messe, Chiba, Japan

CMOS Supplement Devices (2nd Table)

						
Device	共鳴トンネルダイオード	マルチフェロイックトンネル接合	単電子トランジスタ	分子デバイス	強磁性デバイス	スピンドバイス
State variable	Charge	Dielectric and magnetic domain polarization	Charge	Molecular Conformation	Ferromagnetic polarization	Precession frequency
Response function	Negative differential resistance	Four resistive states	Coulomb blockade	Hysteritic	Non-linear	Nonlinear

Evolution of Extended CMOS



2009年版のロジックテーブル分類

Titles for the three Emerging Research Logic Tables

Table 1: MOSFETS: Extending the channel to the End of the Roadmap

Table 2: Charge based Beyond CMOS: Non-Conventional FETs and other Charge-based information carrier devices

Table 3: Alternative Information Processing Devices

Logic: Table 1 (CMOS Extension)

Device		FET [A]						
Typical example devices		Si CMOS	CNT FET	Graphene Nanoribbon FET	Nanowire	III-V FETs	Ge FETs	Unconventional geometries FinFET
Cell Size <small>(operating frequency)</small> [B]	Projected	100 nm	100 nm [D]	100 nm [I]	30 nm [??]	15 nm	15nm	100 nm [C]
	Demonstrated	590 nm	~1.5 0m [E]	1.5 μ [J]	~1 μ [M]	40nm [GE] ?	26nm [GA] ?	300 nm [T]
Density <small>(device/cm²)</small>	Projected	1.00E+10	4.50E+09	4.50E+09	1E11 [???	1.00E+11	1.00E+11	1E10 [C]
	Demonstrated	2.80E+08	4.00E+07	4.00E+07	1E8 [????]	1.5E10 [GF]	3E10 [GB]	4.7E9[U]
Switch Speed	Projected	12 THz	6.3 THz [F]	???	6.5 THz [Q] [N]]	N/A	N/A	12 THz [C]
	Demonstrated	1.5 THz	4GHz [G]	26 GHz [K]	250 GHz [O]	2THz [GG]	290GHz [GC]	> 200 GHz[V]
Circuit Speed	Projected	61 GHz	61 GHz [C]	61 GHz [C]	100 GHz [P]	N/A	N/A	61GHz [C]
	Demonstrated	5.6 GHz	220 Hz [H]	22 kHz[L]	11.7 MHz [Q]]	N/A	N/A	8 GHz[W]
Switching Energy, J <small>(device)</small>	Projected	3.00E-18	3.00E-18	3.00E-18	4E-20J [R]	N/A	N/A	3E-18 [C]
	Demonstrated	1.00E-16	1E-11 [H]	??????	6.0 E-16J [S]]	N/A	4.0E-15 [GD]	N/A
Throughput, GBit/ns/cm ²	Projected	238	238	61	1.00E-04	N/A	N/A	238 [C]
	Demonstrated	1.6	1.00E-08	Data not available	1.20E-04	N/A	N/A	N/A
Operational Temperature		RT	RT	RT	RT	RT	RT	RT
Materials System		Si	CNT,	Graphene	Si, Ge, III-V, II-VI, In ₂ O ₃ , ZnO, TiO ₂ , SiC	InGaAs, InAs, InSb	InGaAs, InAs, InSb	Ge
Research Activity [AD]			171	???	447			

Logic: Table 2 (Charge-Based)

Device		FET [A]				Spin Transistor		
Typical example devices		Si CMOS	Tunnel FET	I-MOS	Negative Cg FET	Spin FET	Single Electron Transistor	MEMS
<i>bCell Size</i> (spatial pitch) [B]	Projected	100 nm	All-silicon tunnel Strained Ge or III-V Heterostructure	100 nm	100 nm [same as CMOS]	100 nm for spin MOSFET	40 nm [L]	100 nm W3
	Demonstrated	590 nm	Projected: 20nm [U1] Demonstrated: 100nm [U2, U3]	2000 nm	N/A	~1µm (channel length) for Spin FET [ST3]	~200 nm [H, I]	900 nm
<i>Density</i> (device/cm ²)	Projected	1.00E+10	Not known: channel length scaleable down to	1.00E+10	1E10 [same as CMOS]	~1E10 for spin MOSFET [ST2]	6.00E+10	1.00E+10
	Demonstrated	2.80E+08	~1E10	2.50E+07	N/A	Not investigated	~2E9	1/cm ² W2
<i>Switch Speed</i>	Projected	12 THz	Not known	> 1 THz	1 THz [based on 1 nm movement of dipoles with a	~10 THz or less for spin MOSFET [ST4]	10 THz [M]	1 GHz W4
	Demonstrated	1.5 THz	Si/Ge/III-V 1GHz/1THz/3THz [U1]	not known	N/A	30GHz for Spin FET [ST3]	2 THz [N]	0.18 GHz W5
<i>Circuit Speed</i>	Projected	61 GHz	Not known	61 GHz	~10GHz (based on 1THz switch speed estimate)	~10GHz or less for spin MOSFET [ST4]	1 GHz [L]	1 GHz
	Demonstrated	5.6 GHz	Not known: will depend on the source material used	not known	N/A	Not investigated	1 MHz [F]	.18 GHz
<i>Switching Energy, J</i>	Projected	3.00E-18	Not known	3.00E-16	1.00E-19	1E-17-1E-18 for spin MOSFET [ST4]	1x10 ⁻¹⁸ [L] [>1.5x10 ⁻¹⁷] [O]	5E-17 J W 6, W7
	Demonstrated	1.00E-16	Si/Ge/III-V tunneling source: 90/90/3000E-18 J/um at VDD=0.5V, L=20nm [U1]	not known	N/A	Not investigated	8x10 ⁻¹⁷ [P] [>1.3x10 ⁻¹⁴] [O]	
<i>Binary Throughput, Cbits/cm²</i>	Projected	238	Not known	not known	Not known	~200	10	10

Logic: Table 3 (Alternatives)

	Collective spin devices	Moving Domain wall	Atomic switch	Molecular	Pseudospintronics	Nano magnetic
<i>State Variable</i>	Spin	Polarization, magnetization	metal cations / atoms	Molecular configuration	Charge distribution symmetry in two layers	Magnetic polarization patterns
<i>Response Function</i>	Sinusoidal, various	Non linear	Non-linear	Nonlinear, NDR	Gate controlled NDR	Non linear
<i>Class—Example</i>	Spin Wave Mach Zender	Ferromagnetic wire devices	Programmable logic	Combinatorial logic circuits	Bilayer Pseudospin Field Effect Transistor	MQCA majority gate
<i>Architecture</i>	Morphic	Morphic	Morphic, cross bar	Morphic	Morphic	Morphic
<i>Application</i>	Signal Processing	Low power, reconfigurable logic	Non volatile logic	Combinatorial logic circuits	General purpose logic	General purpose logic
<i>Comments</i>			Low resistance, low power		Extremely low power	Low power, high density
<i>Status</i>	Demonstrated	Simulated	Demonstrated	Simulated	Simulated, theory	Demonstrated
<i>Material Issues</i>	High propagation loss, slow propagation velocity	High permeability material required			Low defect bilayer graphene, contacts	

Memory

		Capacitance-based	Resistance-based						
		Ferroelectric FET memory	Nanomechanical Memory	Spin Torque Transfer Memory	Nanothermal Memory	Nanoionic Memory	Electronic Effects Memory	Macromolecular Memory	Molecular Memories
<i>Storage Mechanism</i>		Remnant polarization on a ferroelectric gate dielectric	Electrostatically-controlled mechanical switch	Magnetization of the ferromagnetic layer	Thermo-chemical redox process, 2) Thremal phase	Ion transport and redox reaction	Multiple mechanisms	Multiple mechanisms	Multiple mechanisms
<i>Cell Elements</i>		1T	1T1R or 1D1R	1T1R	1T1R or 1D1R	1T1R or 1D1R	1T1R or 1D1R	1T1R or 1D1R	1T1R or 1D1R
<i>Device Types</i>		FET with FE gate insulator	1) nanobridge/cantilever 2) telescoping CNT 3) Nanoparticle	Magnetization change by spin transfer torque	1) Fuse/Antifuse Memory 2) nanowire PCM	1) cation migration 2) anion migration	1) Charge trapping 2) Mott transition 3) FE barrier effects	M-I-M (nc)-I-M	Bi-stable switch
<i>Feature size F</i>	Min. required	<65 nm	<65 nm	<65 nm	<65 nm	<65 nm	<65 nm	<65 nm	<65 nm
	Best projected	22 nm [A1]	5-10 nm [B1]	7-10 nm	5-10 nm	5-10 nm	5-10 nm	5-10 nm	5 nm [H1]
	Demonstrated	~2 m [A2]	180 nm [B2]	50 nm [C1]	180 nm [D1]	90 nm [E1]	1 m [F1]	250 nm [G1]	30 nm [H2]

Fundamental Guiding Principles

- 1. Computational State Variable(s) other than Solely Electron Charge***
- 2. Non-thermal Equilibrium Systems***
- 3. Novel Energy Transfer Interactions***
- 4. Nanoscale Thermal Management***
- 5. Sub-lithographic Manufacturing Process***
- 6. Alternative Architectures***

Critical Assessment (評価)

	Scalability ¹	Performance ²	Energy Efficiency ³	Gain ⁴	Operational Reliability ⁵	Operational Temperature ⁶	CMOS Technological Compatibility ⁷	CMQS Architectural Compatibility ⁸
Unconventional Geometry MOSFETs (Gate-all-around MOSFETs, etc.)	2.4	2.4	2.3	2.1	2.1	2.5	2.3	2.6
3								
2								
1								
CNT MOSFETs	2.4	2.4	2.4	2.1	2.1	2.6	1.9	2.8
3								
2								
1								
Nanowire MOSFETs	2.4	2.2	2.3	2.1	2.1	2.5	2.2	2.6
3								
2								
1								
Ge MOSFETs	2.0	2.5	2.2	2.2	1.9	2.5	2.3	2.7
3								
2								
1								

Carbon-Based Nanoelectronics

Table ERD8: Research and Technology Development Schedule proposed for Carbon-based Nanoelectronics to impact the Industry's Timetable for Scaling Information Processing Tech

First Year of IC Production	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024
CMOS Extension Devices																
CNT and Graphene Devices																
Controlled growth																
Chirality of CNTs																
Semiconducting vs metallic																
n/p Doping Control																
Diameter of CNTs																
Direction of CNTs																
Wall thickness - Single wall																
Graphene Epitaxy																
Edge Control of Graphene																
Bandgap Control of Graphene																
Ohmic contacts																
Hi-K Gate dielectric & gate metal																
Heterobandgap junction structures																
Beyond CMOS Devices																
CNT Devices																
NEMS																
Molecular Electronics																
Graphene Devices																
Veselago Electron Lens																
Pseudospintronics																
Quantum Interference																
Quantum Hall Effect																
Bi-layer structures																



This legend indicates the time during which research, development, and qualification/pre-production should be taking place for the solution.

Research Required

Development Underway

Qualification / Pre-Production

Continuous Improvement

まとめ

1. **CMOSの延長技術の研究が進展. 大きな期待が寄せられている.**
2. **Beyond CMOSのみで情報処理を行うことは困難との考え方がさらに広まる. Beyond CMOSがCMOSに融合する考え方が一般化.**
3. **もっとも集中すべきBeyond CMOSとしてカーボンベースナノエレクトロニクスのロードマップを作成.**