

Lithography WG活動報告

「ITRS 2015に見る リソグラフィ技術の最新動向」

STRJ WS
2016年3月4日
品川：コクヨホール

WG5主査：上澤 史且（ソニー）

WG5(リソグラフィWG)の活動体制

— JEITA半導体部会/関連会社 —

- 上澤 史且(ソニー)/リーダー
- 小林 幸子(東芝) /サブリーダー
- 千々松 達夫(ソシオネクスト)
- 竹田 裕史(ローム)
- 山本 次朗(日立製作所)

—コンソーシアム—


- 東 司(EIDEC)

— SEAJ 他 —

- 奥村 正彦/国際委員(SEAJ:ニコン)
- 高橋 和弘(SEAJ:キヤノン)
- 中島 英男(SEAJ:TEL)
- 山口 哲男(SEAJ:ニューフレアテクノロジー)
- 笠間 邦彦(SEAJ:ウシオ電機)
- 大久保 靖(HOYA)
- 林 直也 (大日本印刷)
- 小西 敏雄(凸版印刷)
- 大森 克実(東京応化工業)
- 栗原 啓志郎(アライアンスコア)
- 遠藤 政孝(大阪大学)

計17名

256G Byte SDカードの価格推移例



半年で32%も下落！

微細化 → チップ面積縮小 → 理収増加 → チップコスト削減

ITRSのロードマップ (Lithography)

Year of Production	2015	2017	2019	2021	2024	2027
DRAM						
DRAM minimum ½ pitch (nm)	24	22	18.0	15.0	12.0	9.2
CD control (3 sigma) (nm) [B]	2.4	2.2	1.8	1.5	1.2	0.9
Minimum contact/via after etch (nm) [H]	24	22	18	15	12.0	9.2
Minimum contact/via pitch(nm)[H]	72	66	54	45	36	28
Overlay (3 sigma) (nm) [A]	4.8	4.4	3.6	3.0	2.4	1.8
Flash						
2D Flash ½ pitch (nm) (un-contacted poly)	15	14	12	12	12	12
Flash 3D Layer half-pitch targets (nm)	80.0	80.0	80.0	80.0	80.0	80.0
3D NAND minimum metal pitch(nm)	20.0	20.0	20.0	20.0	20.0	20.0
CD control (3 sigma) (nm) [B]	1.5	1.4	1.2	1.2	1.2	1.2
Overlay (3 sigma) (nm) [A]	5.1	4.7	3.9	3.9	3.9	3.9
MPU / Logic						
MPU/ASIC Minimum Metal ½ pitch (nm)	26	18	12	10	6.0	6.0
MPU/ASIC finFET fin minimum 1/2 pitch (nm)	21	18	12			
Lateral Gate All Around (LGAA) 1/2 pitch			12	10		
Vertical Gate All Around (VGAA) 1/2 pitch				10	6.0	6.0
Contacted poly half pitch (nm)	35	24	21	16		
Physical Gate Length for HP Logic (nm)	24	18	14	10		
Vertical Gate All Around (VGAA) pitch (nm)				20	12	12
Gate CD control (3 sigma) (nm) [B]	2.4	1.8	1.4	1.0		
Metal CD control (3 sigma) (nm) [B]	2.6	1.8	1.2	1.0	0.6	0.6
Fin CD control (3 sigma) (nm) [B]	0.40	0.30	0.30			
FIN or LGAA LER [C]	0.40	0.30	0.30			
Gate LER [C]	2.4	1.8	1.4	1.0		
Metal LWR [C]	3.9	2.7	1.8	1.5	0.9	0.9
Vertical GAA Diameter (nm)				6	5	5
MPU/ASIC minimum contact hole or via pitch (nm)	74	51	34	28	17	17
Contact/via CD after etch (nm) [H]	26	18	12	10	6.0	6.0
Contact CD (nm) - finFET, LGAA	22	14	16	12	11.0	11.0
Vertical Gate All Around (VGAA) diameter (nm)				10	6.0	6.0
Overlay (3 sigma) (nm) [A]	5.2	3.6	2.4	2.0	1.2	1.2
Chip size (mm²)						
Maximum exposure field height (mm) [E]	26	26	26	26	26	26

N10

N7

N5

N3.5

チップコストの削減を目的に微細化が着々と続けられている

微細化によるチップコストの削減効果



MOORE'S LAW ENABLES INNOVATION AND COST REDUCTIONS



Same circuitry
half the space
(cost reduction)

OR

Twice the
circuitry in the
same space
(architectural
innovation)

=

Option to design
for optimal
performance/cost

8

Source: Intel




インテル社の発表資料より抜粋

微細化はチップコストの削減とデバイスの高性能化を可能にする

リソグラフィの解像度向上の歴史

$$\text{解像度} = k_1 \frac{\lambda}{NA} \quad (k_1 \sim 0.4)$$



リソグラフィの高解像度化は、光源波長(λ)の短波長化と投影レンズの高NA化により達成されてきており、次世代リソの最有力候補がEUV。

EUVリソグラフィの課題



2012 / 22hp	2013 / 16hp	2014 / 16hp	2015 / 16hp
1. Reliable source operation with > 75% availability - 200 W at IF in 2014 - 500 W at IF in 2016	1. Reliable source operation with > 75% availability - 125 W at IF in 2014 - 250 W at IF in 2015	1. Reliable source operation with > 75% availability - 125 W at IF in 1H/ 2015 (at customer) - 250 W at IF in 1H/ 2016 (HVM entry at customer)	1. Reliable source operation with > 85% availability - Expectation of 1500 average wafers per day in 2016 光源
2. Mask yield & defect inspection/review infrastructure	2. Mask yield & defect inspection/review infrastructure	2. Resist resolution, sensitivity & LER met simultaneously - Progress insufficient to meet 2015 introduction target	2. Resist resolution, sensitivity & LER met simultaneously - Increased focus needed on manufacturing performance (defectivity, pattern collapse) レジスト
3. Resist resolution, sensitivity & LER met simultaneously	3. Keeping mask defect free (by EUV pellicle) - Availability of pellicle mfg HVM requirement - Minimize defect adders during use	3. Mask yield & defect inspection/review infrastructure - Enable high yield defect free mask blank supply chain	3. Mask yield & defect inspection/review infrastructure - Sustainability of mask tool supply chain remains critical 無欠陥マスク
EUVL manufacturing integration	4. Resist resolution, sensitivity & LER met simultaneously	4. Keeping mask defect free (by EUV pellicle) - Availability of pellicle mfg HVM requirement need integrated industry strategy for solution - Minimize defect adders during use	4. Keeping mask defect free (by EUV pellicle) - Pellicle demonstration in the field (on 3300) required in 2016 ペリクル

Ranked by 14th International EUVL Symposium Program Steering Committee, Maastricht, October 7 2015

光源、レジスト、無欠陥マスク、ペリクルがEUVリソの4大課題


EUV光源出力の現状

Multiple systems capable of >90W

All systems demonstrated capability to meet performance target

ASML

public
Side 1




All results normalized to clean collector conditions

ASML社の発表資料より抜粋

量産には250Wが必要と言われているが現状は100W程度の出力


【EUVマスク】



【特徴】

- ・数nmのMo層とSi層を交互に約50層積層した多層膜ミラー構造
- ・デバイスパターンはTa等のEUVを吸収する材料で描かれている
- ・多層膜の成膜過程で異物が混入した欠陥は位相欠陥と呼ばれ、修正が極めて困難


【EUV用ペリクル】



【課題】

- ・透過率目標90%に対して現状は85% (50nm厚のpoly-Siで作製)
- ・仮に90%達成できても、往復では81%に光量が減衰してしまう
- ・露光中の蓄熱により温度が1000°C以上に上昇してしまうとの報告あり

- ・ 微細化の手段としてはリソグラフィ光源の短波長化であり高解像度化を実現するための王道路線と言える。
- ・ EUVリソの最大の課題は光源出力の不足で、目標250Wに対し、現状はまだ100W程度の出しか得られていない。
- ・ EUVマスクやペリクルにも多くの困難な課題あり。



EUVによる20nmピッチL/Sの形成例 (inpria社の発表資料より抜粋)

ITRSのロードマップ (Lithography)

Year of Production	2015	2017	2019	2021	2024	2027
DRAM						
DRAM minimum ½ pitch (nm)	24	22	18.0	15.0	12.0	9.2
CD control (3 sigma) (nm) [B]	2.4	2.2	1.8	1.5	1.2	0.9
Minimum contact/via after etch (nm) [H]	24	22	18	15	12.0	9.2
Minimum contact/via pitch (nm) [H]	72	66	54	45	36	28
Overlay (3 sigma) (nm) [A]	4.8	4.4	3.6	3.0	2.4	1.8
Flash						
2D Flash ½ pitch (nm) (un-contacted poly)	15	14	12	12	12	12
Flash 3D Layer half-pitch targets (nm)	80.0	80.0	80.0	80.0	80.0	80.0
3D NAND minimum metal pitch (nm)	20.0	20.0	20.0	20.0	20.0	20.0
CD control (3 sigma) (nm) [B]	1.5	1.4	1.2	1.2	1.2	1.2
Overlay (3 sigma) (nm) [A]	5.1	4.7	3.9	3.9	3.9	3.9
MPU / Logic						
MPU/ASIC Minimum Metal ½ pitch (nm)	26	18	12	10	6.0	6.0
MPU/ASIC finFET fin minimum 1/2 pitch (nm)	21	18	12			
Lateral Gate All Around (LGAA) 1/2 pitch			12	10		
Vertical Gate All Around (VGAA) 1/2 pitch				10	6.0	6.0
Contacted poly half pitch (nm)	35	24	21	16		
Physical Gate Length for HP Logic (nm)	24	18	14	10		
Vertical Gate All Around (VGAA) pitch (nm)				20	12	12
Gate CD control (3 sigma) (nm) [B]	2.4	1.8	1.4	1.0		
Metal CD control (3 sigma) (nm) [B]	2.6	1.8	1.2	1.0	0.6	0.6
Fin CD control (3 sigma) (nm) [B]	0.40	0.30	0.30			
FIN or LGAA LER [C]	0.40	0.30	0.30			
Gate LER [C]	2.4	1.8	1.4	1.0		
Metal LWR [C]	3.9	2.7	1.8	1.5	0.9	0.9
Vertical GAA Diameter (nm)				6	5	5
MPU/ASIC minimum contact hole or via pitch (nm)	74	51	34	28	17	17
Contact/via CD after etch (nm) [H]	26	18	12	10	6.0	6.0
Contact CD (nm) - finFET, LGAA	22	14	16	12	11.0	11.0
Vertical Gate All Around (VGAA) diameter (nm)				10	6.0	6.0
Overlay (3 sigma) (nm) [A]	5.2	3.6	2.4	2.0	1.2	1.2
Chip size (mm²)						
Maximum exposure field height (mm) [E]	26	26	26	26	26	26

~~N10~~

N7

N5


N3.5

EUVが導入されるのは早くても7nmノードからとなる見込み

EUVを用いずに微細化を実現する手段①

SAQP (Self Aligned Quadruple Patterning)

1st Mask




レジスト 40nm L&S

Etch



Depo



Etch



2nd Cut Mask




Etch



10nm L/30nm S

Depo



Etch




3rd Cut Mask




Etch



10nm L&S




SAQPで形成した11nm L&Sパターン
(東京エレクトロンの発表資料より抜粋)



SAOP (Self Aligned Octuplet Patterning)で
形成した6.25nm L&Sパターン
(東京エレクトロンの発表資料より抜粋)


マルチパターンニングによる微細化の追求




EUVの技術開発の遅れから10nmノードではSAQPが使われようとしている

EUVを用いずに微細化を実現する手段②


DSA (Directed Self Assembly): 誘導自己組織化




Polymer-A
(ex. Poly styrene)




Polymer-B
(ex. PMMA)



Block Copolymer




SA






プレパターンと自己組織化材料との組み合わせにより狙いのパターンを加工
(パターン寸法は材料組成によって制御する)

DSAを用いた微細パターンの形成(L&Sパターン) STRJ






JSR社の発表資料より抜粋



DSAの開発状況

- ・近年、最も注目を集めている微細加工技術
- ・IBMはDSAを用いたFin FETの試作に成功
- ・ITRS2015ではDSAのAssessment結果を掲載したテーブルを新たに追加した
- ・量産適用に向けた最大の課題は欠陥制御



*Hsinyu Tsai, et al., "Electrical Characterization of FinFETs with Fins Formed by Directed Self Assembly at 29 nm Fin Pitch Using a Self-Aligned Fin Customization Scheme," IEDM 2014.

DSAのAssessment Table

Table LITH3 Directed Self Assembly Critical Assessment (2015)

DSA Assessment Metric Targets				DSA Application Opportunities (2015 Survey)				2011 Status	2013 Status
Directed Self-Assembly Metrics / Ratings *	1	2	3	LER-LWR Improvement (σ) [n=6]	Contact-Via CD Improvement (σ) [n=6]	Memory Array Litho (σ) [n=8]	Logic Litho Extension (σ) [n=6]	Demonstrated Best-In-Class ¹	Demonstrated Best-In-Class ⁴
L/C Defect Density (10nm defect) ²	>0.1cm ⁻²	0.01cm ⁻²	<0.01cm ⁻²	1.7 (0.7)	1.7 (0.6)	1.6 (0.9)	1.8 (1.0)	< 25	<25 ⁵ , <10 per wafer ¹⁵ , 5 defects per wafer (99.97% good contacts) ^{10,11}
CD Control (3 σ): C/V/L	>1.7nm	<1.7nm	<0.8nm	2.0 (0.9)	2.1 (0.8)	2.3 (0.9)	2.2 (0.9)		0.78 ⁸ , 1.6 ⁶ /1.6 ⁶ /1.86 ⁸ , 1.3 ^{9,10}
Low Frequency Line Width Roughness (3 σ) [nm]	>1.1nm	1.1 nm	<0.6nm	1.6 (0.9)	1.7 (0.5)	2.0 (0.8)	1.8 (0.8)	1.95	1.95
Patterning Throughput: Density multiplication	.5X	1X	2X	2.2 (0.4)	2.5 (0.5)	2.7 (0.4)	2.8 (0.4)	>2X	>2X
Annealing Time: Track or batch equivalent	>2 min.	~1 min.	<1 min.	1.7 (0.5)	1.8 (0.4)	1.9 (0.7)	2.0 (0.7)	<.5	<.5
Minimum Feature Size: L/C	>20nm/ >20nm	16nm/ 18nm	<9nm/ <10nm	2.3 (0.5)	2.3 (0.5)	2.3 (0.7)	2.6 (0.5)	<9/	6 ⁷ , 8.4 ¹³ , 9 ⁹ /10 ¹² , 16 ⁷ , 18 ¹³
1/2 Pitch: L/C	>20nm/ >20nm	16nm/ 18nm	<9nm/ <10nm	2.4 (0.5)	2.3 (0.5)	2.4 (0.5)	2.6 (0.5)	<9/	8 ⁸ , 8.4 ⁶ /16 ⁸
Ability to Assemble Multiple Pitches in One Layer: L/C ³	1 Pitch	2 Pitches	3 Pitches	2.1 (0.6)	2.2 (0.7)	2.3 (0.7)	2.4 (0.5)	Ref 3	2 ⁷ /2 ⁷
Ability to add, exclude or trim individual DSA L/C/V features with "simple" lithography	DSA covered or exposed with Photoresist	Photo-patternable DSA with extra developer	Photo-patternable DSA without extra developer	1.7 (0.5)	2.0 (0.6)	1.9 (0.3)	2.0 (0.0)		2-3 ⁷

ITRS 2015ではDSAのAssessmentテーブルを新たに追加した


次世代リソ技術の課題表

Next Generation Technology	First Possible Use in Mfg.	Feature Type	Device Type	Key Challenges	Required Date for Decision making
Multiple Patterning Extension to >4X patterning	2020 to 2023	10nm or less hp metal for logic MPUs 10nm hp for LGAA structures	"5nm" node logic	-Extension to random logic -Printing and overlay of cut levels -Design to cost tradeoff	2018
EUV	2018	22 to 24nm hp CH/Cut Levels 18nm hp LS	"7nm" node logic 18nm DRAM	-Availability & Throughput -Mask Defects -Resist sensitivity and roughness -High NA field size	2016
Nanoimprint	2017	14nm hp LS 20nm hp bit lines	2D Flash Memory 3D Flash Memory	-Defectivity -Overlay -Master Template writing and inspection <20nm -Template replication <20nm	2016
DSA (for pitch multiplication)	2018	Contact holes/cut levels	1x DRAM "7nm" node logic	-Pattern Placement -Defectivity and defect inspection -Design -3D Metrology	2016
Maskless Lithography (ML)	2021	Cut levels -- possibly 20nm on 40nm pitch (estimated)	"5nm" node logic (estimated)	-Concept demonstration -Functioning tool	2019

NanoimprintやEB直描を含めた、次世代リソ技術の課題と判断時期を示したテーブルを作成した。2016年はこれらの技術判断を行う重要な年になると予想。


次世代リソ技術の性能比較

Maskless Lithography




直描故の処理能力の低さと
パターン位置精度が課題

Directed Self-Assembly




欠陥制御技術が課題

Nanoimprint Lithography



等倍の3Dマスク作製技術や
欠陥制御技術が課題

EUV Lithography



光源出力の不足による処理能力の
低さが最大の課題

Manufacturable solutions exist, and are being optimized	3
Manufacturable solutions are known	2
Manufacturable solutions are NOT known	1

- デバイスの高性能化とチップコストの削減を目的に、現在も微細化技術の開発が着々と続けられている。
- EUVリソは光源を始めとする様々な技術開発が遅れており、量産に使われるのは早くても7nmノードからとなる見込み。
- 新たな微細加工技術としてDSAが注目を集めており、World Wideで精力的に開発が進められている。
- 2016年は次世代リソの技術判断が行われる重要なターニングポイントの年になるものと予想される。

AIMS	Aerial Image Measurement System
AMC	Airborne Molecular Contamination
ARC	Anti-Reflection Coating
BARC	Bottom ARC
TARC	Top ARC
CAR	Chemical Amplified Resist
CD	Critical Dimension
CDU	CD Uniformity
DE	Double Exposure
DFM	Design for Manufacturing/ Design for Manufacturability
DP/MP	Double Patterning / Multiple Patterning
DPP	Discharged Produces Plasma
DSA	Directed-Self-Assembly
DOF	Depth of Focus
EBDW	Electron Beam Direct Writer
EDA	Electronic Design Automation
EPL	Electron Projection Lithography
ESD	Electro Static Discharge
EUVL	Extreme Ultraviolet Lithography
IPL	Ion Projection Lithography
LDP	Laser assisted Discharge Plasma
LELE	Litho-Etch-Litho-Etch (1kind of DP)
LER	Line Edge Roughness
LPP	Laser Produced Plasma
LTEM	Low Thermal Expansion Material

LWR	Line Width Roughness
MEEF	Mask Error Enhancement Factor (=MEF)
ML2	Maskless Lithography
NA	Numerical Aperture
NGL	Next Generation Lithography
NIL	NanoImprint Lithography
NTD	Negative Tone Development
OAI	Off-Axis Illumination
OPC	Optical Proximity Corrections
RBOPC	Rule Base OPC
MBOPC	Model Base OPC
PSM	Phase Shifting Mask
cPSM	complementary PSM
APSM	Alternating PSM
EPSM	Embedded PSM
Att. PSM	Attenuated PSM
PXL	Proximity X-ray Lithography
RET	Resolution Enhancement Techniques
SADP	Self Aligned DP
SAQP	Self Aligned Quadruple Patterning
SB	Scattering Bar (same meaning as SRAF)
SRAF	Sub Resolution Assist Feature™
SFIL	Step & Flash Imprint Lithography
SMO	Source Mask co-Optimization
UV-NIL	Ultraviolet NIL